Introduction
In recent years, thin-film transistors (TFTs) fabricated on insulating substrates have been of great interest. TFTs are used not only in 3-D integrated circuits but also in various large-area electronic systems such as switching elements and driving circuits for liquid crystal displays (LCDs). For the application of an active matrix flat-panel display, some addressing types must be chosen.' However, for the consideration of resolution, contrast and angle of view, color and gray-scale capabilities, and the possibility of deposition on inexpensive substrates, an LCD matrix addressed by TFTs is the best method.'
TFTs of polycrystalline silicon (poly-Si) and hydrogenated amorphous silicon are used in most LCD applications because their fabrication processes are compatible to very large scale integration (VLSI) technologies. A further advantage is their fabrication cost, since hard glass substrates are used. Moreover, polysilicon TFTs have a practical higher field-effect mobility2 as compared with amorphous silicon TFTs. This renders them capable of peripheral drive circuit integration. 3 Most studies of polysilicon TFTs are concentrated in reduction of the defects in polysilicon films to realize higher performance TFTs. Various approaches in the fabrication Invited paper DPT-07 received Jan. 22, 1993; revised manuscript received Mar. 28, 1993; accepted for publication Mar. 31, 1993 . This paper is a revision of a paper presented at the SPIE conference on Display Technologies, Dec. 1992, Taiwan. The paper presented there appears (unrefereed) in SPIE Proceedings Vol. 1815. plantation. Finally, contact holes were opened and Al evaporation was used to form the contact pads at the source, drain, and gate. The thicknesses of gate oxides and silicon nitrides were measured by a Dektak hA surface profile measurement tool and a Rudolph AutoEL III ellipsometer. The current-voltage measurements were tested using an HP 4 145B semiconductor parameter analyzer.
Results and Discussion

Thermal Oxides as Gate Dielectrics
Polysilicon TFTs with gate oxides of 100, 84, 58, and 44 nm in thickness are labeled as P01, P02, P03, and P04, respectively. These samples were fabricated and measured to investigate the effect of gate-oxide thickness. The oxides of these samples were thermally grown at 1 050°C and the source/drain regions were formed by POC13 diffusion at 950°C for 10 mm and drive-in at 900°C for 20 mm. The 0FF-state currents ( 'OFF) are tested at VG =0.2 V, VD I V and the ON-state currents ( IoN) are extracted at VG 20 V, VD 1 V. The ON-state current increases with decreasing gate-oxide thickness (t0), while 'OFF is almost independent of t0,, thus resulting in the increase of ON/OFF current ratio with decreasing oxide thickness, as shown in Fig. 3 . In other words, TFTs with thinner gate oxides have better performance. The thinner gate oxide has the larger gate V and VG 20 V. For TFTs with thinner gate oxides, the carrier mobilities become larger and the threshold voltages become smaller. A previous report also indicated that high-performance poly-Si TFTs could be obtamed by reducing the gate-oxide 2 We now discuss the results mentioned above more carefully. The potential barrier height in the channel of poly-Si can be described as q2Nd B8Ec(VV) ' (1) where q is the elementary charge, N is the trap-state density, dCh 5 the induced channel thickness, ESi is the dielectric constant of silicon, and C0 is the gate-insulator The effective carrier mobility of poly-Si is written as 1fe O exp( -4B) (2) where ji is the preexponential term. promising for the device scaling down of TFTs; (2) silicon nitride is able to achieve smoother interface morphology than thermally grown polyoxide because the silicon nitride is deposited by the LPCVD method; and (3) silicon nitride has low fabrication temperatures when it is deposited by the LPCVD method. Hence, silicon nitride seems to be an extremely good material for gate insulators of TFTs. However, a problem in adopting silicon nitride is the large interface stress between silicon nitride and poly-Si. This is also the reason why silicon nitride is rarely used as a gate insulator of single crystalline MOSFETs. Thus, a thin thermal pad polyoxide is grown beneath the silicon nitride to reduce the high stress at the interface between the silicon nitride and poly-Si substrate. First, TFTs with 0/N gate insulators of nearly the same equivalent oxide thickness labeled as ONl, 0N2, 0N3, and 0N4 were fabricated to understand the effect of pad oxides. Table 1 shows a summary of the TFT parameters of these samples. The pad oxides of these TFTs were all thermally grown at 850°C and the nitride were all deposited at 750°C by LPCVD. The source/drain regions were formed by arsenic ion implantation and post-implantation annealing at 850°C. As can be seen from Table 1 , TFTs with thinner pad oxides have better performance, which is attributed to the smoother gate insulator/poly-Si interface. However, TFTs without pad oxides, i.e. , the ON 1 samples, have worse characteristics than those with a pad oxide of 125 A in thickness because of the interface stress. In other words, utilization of the 0/N structure with a polyoxide 125 A thick can improve the electrical properties of TFTs.
Secondly, the effect of 0/N-structure gate dielectrics with various equivalent oxide thicknesses was also studied. Table 2 shows the gate insulator combinations of different equivalent oxide thicknesses specified as 0N5, 0N6, 0N7, 0N8, and 0N9. These samples have almost the same thickness of pad oxides. The carrier mobility and ON-state current for these TFTs are defined at VG =20 V, except those of the 100 110 Table 1 Summary of TFT parameters of 0/N specimens with nearly the same equivalent oxide thickness.
Gate Oxide Thickness (nm) Fig. 5 Threshold voltage of TFTs with pure-oxide gates as a function of gate-oxide thickness. 
Electrical Properties of TFTs with
Optimum 0/N Gate Structures In this experiment, the 0N9 samples have the thinnest gate insulator. Hence, they possess the best electrical characteristics among all of the testing samples. With the shrinking down of the gate dielectric thickness, the gate cannot endure the high voltage necessary to satisfy the requirements of applications. To further improve the electrical properties of TFTs with 0/N structures, the ONIO samples were fabricated. The ONIO specimens have the active poly-Si layer LPCVD at 675°C. Afterthe definition of the poly-Si island, a thin pad oxide 100 A thick is thermally grown at 7500C and subsequently deposited with 200-A-thick silicon nitride at 750°C in a LPCVD system. A second layer of poly-Si for the gate region is then deposited and patterned. Ion implantation by arsenic and a following annealing at 750°C are carried out to form the source, drain, and gate. The fabrication processes of samples ON1O are the same as those of 0N9, except the deposition temperature of the poly-Si active layer is raised from 625 to 675°C. The transfer curve of 'D versus VG at VD 1 V for the specimens ON1O is shown in Fig. 9 . The field-effect mobility, ON-state current, and ON/OFF state current ratio are improved to 17.4 cm2/V s, 77.9 A, and 2.2 X i0, respectively, at VG = 10 V and VD = 1 V. For the conventional process, grain-growth schemes, such as Si self-amorphization and recrystallization, and long-time grain growth are very complex or inconvenient. By using 0/N gate structures, better performance TFTs with as-deposited poly-Si for the active layer can be achieved.
Summary and Conclusions
The thickness of gate oxides plays a very important role in the influences of the characteristics of TFTs. The effective carrier mobilities of the devices with the thin gate oxides are several times as large as those ofTFTs with thick gate oxides. dielectric/poly-Si interface, and lower fabrication temperatures as compared to thermal oxides, but the disadvantage of large interface stress. Hence, 0/N dielectric structures as gate insulators have been utilized to improve the electrical properties of TFTs. In contrast to conventional TFTs with pure thermal oxides as gates, TFTs with 0/N gate structures can attain a higher ON/OFF current ratio and carrier mobility by reducing the equivalent oxide thickness. Consequently, the performance of TFTs can be easily improved by thin 0/N gate structures.
